CS5529-ASZR【PDF 9/31 页】IC ADC 16BIT W/6BIT LATCH 20SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1991

5页 6页 7页 8页 [9页]10页 11页 12页 13页

CS5529

DS246F5

Port Flag

The port flag bit in the configuration register allows

the user to select the mode in which conversions

will be presented to the serial port. With the port

flag bit cleared, the user must read the conversion

data register. With the port flag bit set to logic 1, the

user can read the conversion data from the serial

port by first issuing the NULL command to clear

the SDO flag and then issuing 24 SCLKs to read

the conversion word.

Calibration

Calibration is used to set the zero and gain slope of

the ADC’s transfer function. The calibration con-

trol bits in the configuration register allow the user

to perform either self calibration or system calibra-

tion.

The offset and gain calibration steps each take one

conversion cycle to complete. At the end of the cal-

ibration step, the calibration control bits will be set

back to logic 0, and the DF (Done Flag) bit will be

set to a logic 1. For the combination self-calibration

(CC2-CC0= 011; offset calibration followed by

gain calibration), the calibration will take two con-

version cycles to complete and will set the DF bit

after the gain calibration is completed.

Note:

1) The DF bit will be cleared any time the data

or the setup register is read. Reading the

configuration register alone will not clear the

DF bit.

2) After the CS5529 is reset, the converter is

functional and can perform measurements

without being calibrated. In this case, the

converter will utilize the initialized values of

the on-chip registers (Gain = 1.0, Offset = 0.0)

to calculate output words. Any initial offset

and gain errors in the internal circuitry of the

chip will remain.

Calibration Registers

The offset calibration result is stored in the offset

process to nullify offset errors. One LSB in the off-

set register is 2-24 proportion of the input span (bi-

polar span is 2 times the unipolar span). The MSB

in the offset register determines if the offset to be

trimmed is positive or negative (0 positive, 1 nega-

tive). The converter can typically trim ±50 percent

of the input span. Refer to the following Offset

Offset Register

One LSB represents 2-24 proportion of the input span (bipolar span is 2 times unipolar span).

Offset and data word bits align by MSB (bit MSB-4 of offset register changes bit MSB-4 of data). After reset, all bits

are ‘0’.

23(MSB)

Sign

2-2

2-3

2-4

2-5

2-6

2-7

2-8

2-9

2-10

2-11

2-12

00000

9876

2-13

2-14

2-15

2-16

2-17

2-18

2-19

2-20

2-21

2-22

2-23

2-24

00000

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式